GE Internship Opportunity
Position Title: FPGA development Intern (2 positions)
Location: 1800 Cailun Road, Zhangjiang High-Tech Park, Pudong,
                Shanghai, 201203, China
                GE(China)Research and Development Center Co., Ltd.
Function Segment: GRC – Signal & Digital Electronics Lab
Time: 3 days/week minimum;

Responsibilities:
  Logic design on FPGA, code understanding and debugging;
  Hardware design for MCU/DSP-based embedded systems;
  Documentation.

Requirements:
  Experienced in Verilog/VHDL, C languages;
  Experience in Quartus II development environment;
  Experience in Synplify / ISE should be plus;
  Experience in MCU/DSP-based project development should be plus;
  Good interpersonal and communication skills, and teamwork and commitment.

If you are interested in this position, pls send your resume (as attachment) to Ying.Zhang@ge.com, using the subject: “FPGA development Intern – University Name – Major – Candidate Name”


===============================================================



GE实习生招聘
职位名称：FPGA 开发实习生 (2 positions)
工作地点：上海市张江高科技园区通用电气（中国）有限公司
工作时间：每周至少三天
工作部门：GE全球研发中心信号与数字电子研究室
工作内容：
  FPGA 逻辑设计，代码理解与调试；
  基于MCU/DSP嵌入式系统硬件开发与调试；
  开发文档整理.

技能要求：
  精通Verilog/VHDL硬件描述语言；
  有一定的FPGA项目调试开发经验；
  熟悉Quartus II 集成开发环境；
  具有MCU/DSP项目开发经验.

感兴趣的同学请将简历发至Ying.Zhang@ge.com,请以“职位名称-学校-姓名-专业”为邮件名称。
--
FROM 59.66.117.*